Intel seems to have gotten "inspired" by ARM and is going to double the GP registers to 32 and implement a push2 and pop2 instructions that move two register values in one operation.
Recently riscv64 support has been merged in the 5.0 release, perfectly in time for me having time to get back into a project again. I'll be posting a barebones example soon since there is only one for x86.