RISC-V

91 readers

1 users here now

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

riscv.org

Youtube

Matrix space

founded 3 months ago

MODERATORS

cm0002@programming.dev

cm0002@lemmy.world

cm0002@lemdro.id

India unveils a homegrown dual-core 1GHz RISC-V processor (www.theregister.com)

submitted 1 week ago by Rekall_Incorporated@piefed.social to c/riscv@programming.dev

3 comments fedilink hide all child comments

you are viewing a single comment's thread
view the rest of the comments

[–] LeFantome@programming.dev 2 points 1 week ago* (last edited 1 week ago) (1 children)

I am hardly suggesting that this chip is competitive but the article is too hard on it.

In particular, this chip inherits the existing RISC-V ecosystem. The article mentions that it runs Linux and it will be well supported by compilers like GCC and Clang. If there is a niche where it fits, this chip could be put to use right away.

There are many, many applications that do not need the most powerful or even the most efficient chips.

Reliability and longevity of supply are often the most important criteria. I notice that the Indian government describes this chip as “reliable”.

At the right price and with a bit of government support, you could build a domestic industry around this thing (or future versions).

[–] Rekall_Incorporated@piefed.social 1 points 1 week ago

Agreed, but then government should provide some sort of guarantee that it will be available at least for another ~10 years. Or do so for the next release.